Fellow, Server System Memory Validation Lead

AMD•Published 4 hours ago•First seen 3 hours ago

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

THE TEAM

Our Server Memory Validation team is responsible for ensuring the quality, robustness, and readiness of the memory subsystem in every server product AMD ships. The team works closely with architecture, silicon design, platform firmware, and other engineering teams to develop and execute high-quality validation plans and deliver best-in-class server products. The validation team also engages directly with memory ecosystem partners and customer engineering teams to enable new technologies and support customer products.

The team develops validation methodologies, automation, tools, and silicon and software debug capabilities that enable efficient test execution, failure isolation, and coverage at scale. The team collaborates with silicon design and firmware teams before silicon availability, assesses program milestones for validation and tape-out readiness, leads memory bring-up with first silicon, and drives the program through customer launch.

THE PERSON

At the Fellow level, the Memory Validation Technical Lead brings strong business and technical acumen, along with an in-depth understanding of memory architecture and program requirements related to quality, schedule, and features. The successful candidate will understand server silicon validation methodologies, have experience owning post-silicon programs, and demonstrate a track record of modeling a “zero customer escape” mindset. The role will have high visibility among senior leaders inside and outside the company. Strong executive-level verbal and written communication skills and sound decision-making are critical. The ability to lead cross-functional teams with a clear focus on execution and innovation is essential.

THE ROLE

Drive and align system memory validation strategies from pre-silicon development through customer deployment across multiple memory technologies.
Ensure the highest-quality validation coverage, content, and frameworks for the memory subsystem, including power, performance, and RAS features.
Develop test strategies that consistently identify hard-to-detect memory architecture and design issues and reduce the time to root cause.
Work directly with customers and memory partners to ensure memory solutions meet industry-leading requirements and to resolve customer memory issues.
Define scalable memory validation strategies that use automation to execute at high velocity and ensure comprehensive test coverage.
Drive requirements and priorities for the automation capabilities needed to execute effective and timely memory validation through product launch.
Serve as the lead debugger for critical memory subsystem issues, directing task forces to unblock program milestones. Apply deep experience to drive continuous improvement in automated debugging and analysis methodologies and on-chip capabilities.
Use AI tools and techniques to accelerate memory validation tooling, analysis, and debug.

EXPERIENCE

Expertise in system memory technologies, including DDR, LPDDR, and HBM, as well as in memory subsystem architecture.
Strong experience with pre-silicon and post-silicon memory validation, bring-up, debug, and performance optimization.
Experience with memory subsystem RAS features, including ECC, sparing, and patrol scrub, as well as interleaving and addressing schemes.
Deep understanding of firmware, BIOS/UEFI, and system software interactions with memory subsystems.
Hands-on experience with silicon bring-up and memory subsystem debug at the SoC and system levels.
Familiarity with programming and scripting languages, such as C, C++, and Python.
Self-driven, with the ability to build cross-functional relationships and drive decisions across design, firmware, validation, external memory partners, and customers.
Excellent verbal and written communication skills, along with strong analytical capabilities.

EDUCATION

Bachelor’s degree in electrical engineering required; master’s degree preferred.

LOCATION

Austin, TX

Santa Clara, CA

Folsom, CA

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Compensation: Expected salary range: USD 202,440.00 per year to USD 289,200.00 per year