Sr. ASIC Velidation Engineer, Blink/Ring ASIC Team
Amazon•Published 28 days ago•First seen 28 days ago
Join the team which delivers highly differentiated silicon into Blink and Ring battery powered devices. Our team works on state-of-the art SoCs in a vertically integrated team environment to deliver products our customers love. Drive early architectural and micro-architectural trade-offs to reduce time-to-revenue by shortening the time to revenue. Innovators will be delighted with our integrated verification/validation environment that is used to perform architectural modeling to post-silicon validation. The team works backwards from customer requirements to build super-low power, energy efficient designs that include the latest in AI, video processing, low power communications and CMOS fabrication technology.
#ASICTW
Key job responsibilities
-Define architecture specifications based on requirements from product teams
-Create microarchitecture specifications suitable for being implemented by junior engineers
-Evaluate 3rd party IP blocks
-Estimate power, performance, and area for significant IPs early in design cycle
-Execute on design specifications to deliver high quality RTL
-Ensure quality by running and tracking results of front-end tools including: Synthesis, Lint (RTL, DFT, UPF), Power Analysis and STA
-Take the lead and work with verification teams to define functional coverage
-Work with pre-silicon verification teams to assist in defining testplans/testbenches
-Work with post-silicon validation teams to define and execute on testplans
-Write high quality documents to guide and lead a scalable team
#ASICTW
Key job responsibilities
-Define architecture specifications based on requirements from product teams
-Create microarchitecture specifications suitable for being implemented by junior engineers
-Evaluate 3rd party IP blocks
-Estimate power, performance, and area for significant IPs early in design cycle
-Execute on design specifications to deliver high quality RTL
-Ensure quality by running and tracking results of front-end tools including: Synthesis, Lint (RTL, DFT, UPF), Power Analysis and STA
-Take the lead and work with verification teams to define functional coverage
-Work with pre-silicon verification teams to assist in defining testplans/testbenches
-Work with post-silicon validation teams to define and execute on testplans
-Write high quality documents to guide and lead a scalable team
Basic Qualifications
- Bachelor's degree in Electrical Engineering/Communications Engineering, or experience working in electrical engineering field
- Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
- Experience developing high quality test plans, test designs, test strategies, and test execution
- Experience with successfully deploying metrics for global, high-velocity teams at scale
- -UVM and System Verilog Testbench design and architecture
Preferred Qualifications
- Master's degree or Ph.D. degree in Electrical Engineering or related field
- Experience with SOC bring-up and post-silicon validation